The Controller is designed for low power consumption; Power consumption of the PHY is reduced by approximately 50% link transitions to low power Idle (LPI) state as defined in the IEEE802.3az (EEE) standard; Reduces platform power consumption by coalescing, aligning, and synchronizing DMA; Enables synchronizing port activity and power management of memory, CPU and RC internal circuitry; For more information refer to the Product Brief